




The background features a dark blue field with a faint, glowing hexagonal grid. Numerous translucent cubes in shades of cyan, blue, and red are scattered across the scene, some appearing to float or move. Mathematical formulas are visible on some of the grid's hexagonal cells, including  $F(s) = -e^{-sT} \left( \frac{\alpha}{s+\alpha} \right)$ ,  $f_{in}(t) = 1 - e^{-\beta t}$ , and  $E = mc^2 = \sqrt{2m - m_0^2}$ . A small red horizontal line is positioned to the left of the title.

# Automotive Chiplets in the Era of AI

Dr. Éricles Sousa  
SoC Architect and UCle Automotive WG Co-Chair  
December 3, 2024




# What will cars of the future be like?





The car of the future will be  
**autonomous, safer, all-electric,  
fully connected, and  
cybersecure!**






# The 5 Must-Have Features of Modern Automotive SoCs

The car of the future will be autonomous, safer, all electric, fully connected, and cybersecurity!



Real-Time and  
High-Performance Computing



Safety



Low-power consumption



AI-driven Connectivity



Cybersecurity

# The 5 Must-Have Features of Modern Automotive SoCs

The car of the future will be autonomous, safer, all electric, fully connected, and cybersecure!



Real-Time and  
High-Performance Computing



AI-driven Connectivity



Low-power consumption



Cybersecurity

# Outline



Disaggregation:  
The benefits of  
Chiplets



UCIe  
Standard



Key Challenges  
in Automotive  
Chiplet-based  
SoC



Examples



Summary






# Disaggregation

## The Benefits of Chiplets

# Disaggregation – An example




- DDR5
- Processor Cores
- NPU
- GPU
- PCIe, Ethernet
- Power Management
- Bus, Network-on-chip, etc.

Disaggregated designs enabling multi-die package modules




# Impact on Cost (Capex/Opex) and Output

## Costs Decline Generationally with Disaggregation



## Product Output Rises with Disaggregation




Source: Phelps, B. Disaggregated Designs and Chiplets – Addressing SoC and Processor Designs in the AI era. Cadence Distinguished Speaker Series, April 2024.


# The Advantage of Chiplets (Disaggregated Design)



**Modularity** – Create complex systems with pre-designed, pre-verified chiplets instead of monolithic chips




**Customization** – Combine different chiplets in various configurations to meet specific performance/power/cost needs



**Improved Yield** on advanced complex nodes



**Improved PPA** – Fitting the right IP to the right process





**Improved Scalability** – New chiplets developed/integrated into existing designs to improve performance/add features without redesigning entire chip



# Chiptlets – Scalable Multi-Die Heterogeneous Integration

- Enables multi-die system in package integration for high-performance computing (incl. AI/ML)
- Together with AI, **Chiptlet** has been considered **1 of the 10 Breakthrough Technologies** in 2024 (Source: MIT Tech Review)
- UCle™ is the Universal Chiptlet Interconnect Express, a type of die-to-die (D2D) interconnect






# Universal Chiplet Interconnect Express (UCIe) Consortium



# Motivation

## OPEN CHIPLET: PLATFORM ON A PACKAGE




## Align the Industry around an open platform to enable chiplet-based solutions

- Enables construction of SoCs that exceed maximum reticle size
  - Package becomes new System-on-a-Chip (SoC) with same dies (Scale Up)
- Reduces time-to-solution (e.g., enables die reuse)
- Lowers portfolio cost (product & project)
  - Enables optimal process technologies
  - Smaller (better yield)
  - Reduces IP porting costs
  - Lowers product SKU cost
- Enables a customizable, standard-based product for specific use cases
- Scales innovation

Heterogeneous Integration Fueled by an Open Chiplet Ecosystem  
(Mix-and-match chiplets from different process nodes/fabs/companies/assembly).

# UCIe Consortium Working Groups

Working Groups are identifying and addressing the demands of a complete, full-stack solution for strengthening the open standards-based ecosystem.





# The Automotive WG in Numbers


Become a member



As Co-Chair of the UCIE Automotive WG, Cadence reiterates its commitment to leading the development of chiplets in the automotive industry.

- Co-Chairs:

- Bala Chavali (AMD)
- Dr. Ericles Sousa (Cadence)






# Automotive Challenges

## UCIe Specification




# Key Challenges in Automotive and UCle Enhancements


## Link Health Monitoring



## Interoperability




## Functional Safety



# UCIe 1.1: Automotive Enhancements

## Link health monitoring

- Preventive Monitoring:
  - Added new registers to capture Eye Margin
  - SW can trigger periodic retrain of the link to get eye margin information
- Run-Time Testability of Link Health
  - Enhancements in UCIe 1.1: Per-Lane error Log/counter with the ability to send an interrupt
  - Usage: Software can inject periodic parity Flit and monitor the UCIe 1.1 error log






# UCle 1.1: Automotive Enhancements

## Interoperability and multiprotocol support


- UCle™ 1.1 supports
  - PCIe,
  - CXL,
  - Streaming Protocols
    - AXI, CHI, SMP coherency protocols, etc.
- Streaming Protocols can use the D2D adapter
  - Can be multiplexed with other protocols with on-demand interleaving



# UCIe 1.1: Automotive Enhancements

## Functional safety

- Main band:
  - CRC and Retry Mechanisms
- Sideband:
  - Data Parity and Control Parity provided for every sideband message
  - Parity errors on sideband are mapped to Uncorrectable Internal Errors
  - BER is 1e-27 or better at 800 MHz for both Standard and Advanced Packaging










# Examples

# A Generic Chiplet-based Architecture for Automotive




# A Generic Chiplet-based Architecture for Automotive







# Scalable Multi-Core DSP and AI Platform




## Automated AI Flow



# Tensilica – a common hardware acceleration platform for ADAS




# Tensilica – High Performance, Low Power Processing





# Building a Chiplet Ecosystem


- 🌐 Collaboration: Cadence, Samsung, and Fraunhofer



- 🌐 Other Contributors:



Tapeout date: June 2024  
BoW Chiplet Platform




BoW - Bunch of Wires



- 🌐 Chiplet – leverage multiple dies in the same package
- 🌐 Leverage chiplet and IP reuse
- 🌐 Highlight Cadence Multi Die tools
- 🌐 Utilize Samsung Multi Die Packaging

# Cadence demonstrated its test chip with **seven** UCIe chiplets

- Test chip with 7 chiplets integrated into a Standard Package
- Each chiplet with 2 UCIe blocks
- 5 mm, 15 mm, and 25 mm interconnect distances
- Eye diagram and BER measurements for 16 GT/s, 12 GT/s, 8 GT/s, and 4 GT/s
- First-pass silicon success for our UCIe controller and PHY IP!




Cadence Sets the Gold Standard for UCIe Connectivity at Chiplet Summit '24. Check out our webpage for more.



# Cadence Unveils Arm-Based System Chiplet

- Cadence has announced a groundbreaking achievement with the development and successful tapeout of its first Arm-based system chiplet.
- This chiplet integrates processors, system IP, and memory IP within a single package, interconnected through the Universal Chiplet Interconnect Express™ (UCIe™) standard interface.










# Summary



# What will cars of the future be like?









# cādence®



Let's Connect!

© 2024 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <https://www.cadence.com/go/trademarks> are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.